

Transceivers

74F641/74F642

74F641 Octal Bus Transceiver with Common Output Enable, Non-Inverting (Open Collector)
 74F642 Octal Bus Transceiver with Common Output Enable, Inverting (Open Collector)

FEATURES

- High-impedance NPN base inputs for reduced loading (20µA in High and Low states)
- Octal bidirectional bus interface
- Common Output Enable for both Transmit and Receive modes
- Open collector outputs sink 64mA
- —74F641, non-inverting
 —74F642, inverting

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE
	V _{CC} = 5V ±10%, T _{amb} = 0°C to +70°C
20-pin plastic DIP	N74F641N, N74F642N
20-pin plastic SOL	N74F641D, N74F642D


TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F641	8.0ns	69mA
74F642	8.5ns	52mA

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0 - A7, B0 - B7	Data inputs	1.0/0.033	20µA/20µA
T/R	Transmit/Receive input	2.0/0.067	40µA/40µA
OE	Output Enable inputs	2.0/0.067	40µA/40µA
A0 - A7	Data outputs	OC/40	OC/24mA
B0 - B7	Data outputs	OC/106.7	OC/64mA

NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state. OC = Open Collector.

PIN CONFIGURATION – 74F641




PIN CONFIGURATION – 74F642




Transceivers

74F641/74F642


LOGIC SYMBOL – 74F641




LOGIC SYMBOL – 74F642



LOGIC SYMBOL (IEEE/IEC) – 74F641



LOGIC SYMBOL (IEEE/IEC) – 74F642




Transceivers

74F641/74F642

LOGIC DIAGRAM – 74F641



LOGIC DIAGRAM – 74F642



FUNCTION TABLE – 74F641

INPUTS		INPUTS/OUTPUTS	
\overline{OE}	T/R	A _n	B _n
L	L	A=B	INPUTS
H	H	INPUTS	B=A
H	X	OFF	OFF

H = High voltage level
L = Low voltage level
X = Don't care
OFF= High if pull-up resistor is connected to open collector output

FUNCTION TABLE – 74F642

INPUTS		INPUTS/OUTPUTS	
\overline{OE}	T/R	A _n	B _n
L	L	A= \overline{B}	INPUTS
H	H	INPUTS	B= \overline{A}
H	X	OFF	OFF

H = High voltage level
L = Low voltage level
X = Don't care
OFF= High if pull-up resistor is connected to open collector output

Transceivers

74F641/74F642

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current		-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
I _{OUT}	Current applied to output in Low output state	A0-A7	48	mA
		B0-B7	128	mA
T _{amb}	Operating free-air temperature range		0 to +70	°C
T _{stg}	Storage temperature range		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			4.5	V
I _{OL}	Low-level output current	A0-A7		24	mA
		B0-B7		64	mA
T _{amb}	Operating free-air temperature range	0		70	°C

Transceivers

74F641/74F642

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT
						MIN	TYP ²	MAX	
I_{OH}	High-level output current		$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}, V_{IH} = \text{MIN}, V_{OH} = \text{MAX}$					250	μA
V_{OL}	Low-level output voltage	A0–A7	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}, V_{IH} = \text{MIN},$	$I_{OL} = 24\text{mA}$	$\pm 10\%V_{CC}$		0.35	0.50	V
					$\pm 5\%V_{CC}$		0.35	0.50	V
		B0–B7		$I_{OL} = 48\text{mA}$	$\pm 10\%V_{CC}$		0.38	0.55	V
				$I_{OL} = 64\text{mA}$	$\pm 5\%V_{CC}$		0.42	0.55	V
V_{IK}	Input clamp voltage		$V_{CC} = \text{MIN}, I_I = I_{IK}$				-0.73	-1.2	V
I_I	Input current at maximum input voltage	T/R, \overline{OE}	$V_{CC} = 0.0\text{V}, V_I = 7.0\text{V}$					100	μA
		An, Bn	$V_{CC} = 5.5\text{V}, V_I = 5.5\text{V}$					1	mA
I_{IH}	High-level input current	T/R, \overline{OE}	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$					40	μA
		An, Bn						20	μA
I_{IL}	Low-level input current	T/R, \overline{OE}	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$					-40	μA
		An, Bn						-20	μA
I_{CC}	Supply current (total)	74F641	$V_{CC} = \text{MAX}$	I_{CCH}	An=T/R=4.5, $\overline{OE}=\text{GND}$		60	90	mA
				I_{CCL}	T/R=4.5V, An= $\overline{OE}=\text{GND}$		78	120	mA
		74F642		I_{CCH}	An=T/R= $\overline{OE}=4.5\text{V}$		37	55	mA
				I_{CCL}	An=T/R=4.5V, $\overline{OE}=\text{GND}$		67	98	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_{amb} = 25^\circ\text{C}$.

Transceivers

74F641/74F642

AC ELECTRICAL CHARACTERISTICS – 74F641

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			V _{CC} = +5V T _{amb} = +25°C C _L = 50pF, R _L = 500Ω			V _{CC} = +5V ± 10% T _{amb} = 0°C to +70°C C _L = 50pF, R _L = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay An to Bn	Waveform 2	6.5 4.0	8.5 6.0	11.5 9.5	6.5 4.0	12.5 11.0	ns
t _{PLH} t _{PHL}	Propagation delay Bn to An	Waveform 2	6.0 3.5	8.0 5.5	11.5 7.5	6.0 3.5	12.0 8.0	ns
t _{PLH} t _{PHL}	Propagation delay OE to An	Waveform 4	7.0 5.0	10.5 7.0	12.5 9.0	7.0 5.0	13.0 10.0	ns
t _{PLH} t _{PHL}	Propagation delay OE to Bn	Waveform 4	8.0 3.5	9.0 7.5	12.5 9.5	8.0 5.5	13.5 10.5	ns

AC ELECTRICAL CHARACTERISTICS – 74F642


SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			V _{CC} = +5V T _{amb} = +25°C C _L = 50pF, R _L = 500Ω			V _{CC} = +5V ± 10% T _{amb} = 0°C to +70°C C _L = 50pF, R _L = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay An to Bn	Waveform 1	8.0 2.0	9.0 4.5	12.5 6.5	8.0 2.0	13.5 7.0	ns
t _{PLH} t _{PHL}	Propagation delay Bn to An	Waveform 1	7.5 1.5	8.0 4.0	12.0 6.0	7.5 1.5	12.5 6.5	ns
t _{PLH} t _{PHL}	Propagation delay OE to An	Waveform 3	7.5 6.0	9.0 8.0	12.0 10.5	7.5 6.0	12.5 11.0	ns
t _{PLH} t _{PHL}	Propagation delay OE to Bn	Waveform 3	8.0 6.0	9.0 7.0	12.5 10.5	8.0 6.0	13.0 11.0	ns

Transceivers


74F641/74F642

AC WAVEFORMS


For all waveforms, $V_M = 1.5V$.




Waveform 1. Propagation Delay for An to Bn or Bn to An (74F642)



Waveform 2. Propagation Delay for An to Bn or Bn to An (74F641)



Waveform 3. Propagation Delay for \overline{OE} to An or Bn Outputs (74F642) (Bn or An Inputs in High State)



Waveform 4. Propagation Delay for \overline{OE} to An or Bn Outputs (74F641) (Bn or An Inputs in Low State)

TEST CIRCUIT AND WAVEFORMS

Test Circuit for 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open

DEFINITIONS:
 R_L = Load resistor; see AC electrical characteristics for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.
 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

Input Pulse Definition

family	INPUT PULSE REQUIREMENTS					
	amplitude	V_M	rep. rate	t_w	t_{TLH}	t_{THL}
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns

SF00777